Improved Boundary Element Method for Fast 3-D Interconnect Resistance Extraction
نویسندگان
چکیده
Efficient extraction of interconnect parasitic parameters has become very important for present deep submicron designs. In this paper, the improved boundary element method (BEM) is presented for 3D interconnect resistance extraction. The BEM is accelerated by the recently proposed quasi-multiple medium (QMM) technology, which quasicuts the calculated region to enlarge the sparsity of the overall coefficient matrix to solve. An un-average quasi-cutting scheme for QMM, advanced nonuniform element partition and technique of employing the linear element for some special surfaces are proposed. These improvements considerably condense the computational resource of the QMM-based BEM without loss of accuracy. Experiments on actual layout cases show that the presented method is several hundred to several thousand times faster than the well-known commercial software Raphael, while preserving the high accuracy. key words: interconnect resistance, fast extraction, improved boundary element method
منابع مشابه
The Hierarchical h-Adaptive 3-D Boundary Element Computation of VLSI Interconnect Capacitance
In VLSI circuits with deep sub-micron, the parasitic capacitance from interconnect is a very important factor determining circuit performances such as power and time-delay. The Boundary Element Method(BEM) is an effective tool for solving Laplacian’s equation applied in the parasitic capacitance extraction. In this paper, a hierarchical h-adaptive BEM is presented . It constructs a 3-D linear h...
متن کاملBoundary Element Method Macromodels for 2-D Hierarchical Capacitance Extraction†
A 2-D hierarchical field solution method was recently introduced for capacitance extraction for VLSI interconnect modeling. In this paper, we present several extensions to the method including a Boundary Element Method (BEM) formulation for creating macromodels, which provides a better trade-off between accuracy and efficiency, as well as parameterized elements, which allow the analysis of grid...
متن کاملEvaluation and Comparison of FEM and BEM for Extraction of Homogeneous Substrates
SUMMARY In the design and fabrication of micro-electronic circuits, it is necessary to simulate and predict many kinds of effects, such as substrate crosstalk, interconnect delays and others. In order to simulate and predict properly these effects, accurate and efficient substrate modeling methods are required. Substrate resistance extraction involves finding a resistance network between ports ...
متن کاملParallel calculation of 3-D parasitic resistance and capacitance with linear boundary elements
1 This work is supported by National Science Foundation 60376019. Abstract--The widespread application of deep sub-micron and multilayer routing techniques makes the interconnection parasitic influence become the main factor to limit the performance of VLSI circuits. Parallel direct boundary element calculation of three-dimensional (3-D) resistance and capacitance is an important method for fas...
متن کاملResistance Extraction using Superconvergence Accelerated Boundary Element Method
Accurate and eecient extraction of parasitic resistance is gaining more and more importance to achieve a high-speed high-performance digital system. In this paper , we proposed a superconvergence accelerated boundary element method (SA-BEM) to calculate parasitic resistances. Experimental results show that the SA-BEM can achieve up to two orders of magnitude speed up over the traditional BEM an...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Transactions
دوره 88-C شماره
صفحات -
تاریخ انتشار 2005